Sciweavers

1016 search results - page 110 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
14 years 25 days ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
ICMLA
2004
13 years 10 months ago
Reducing complexity of rule based models via meta mining
Complexity, or in other words compactness, of models generated by rule learners is one of often neglected issues, although it has a profound effect on the success of any project t...
Lukasz A. Kurgan
FCCM
2006
IEEE
133views VLSI» more  FCCM 2006»
14 years 3 months ago
A Field Programmable RFID Tag and Associated Design Flow
Current Radio Frequency Identification (RFID) systems generally have long design times and low tolerance to changes in specification. This paper describes a field programmable,...
Alex K. Jones, Raymond R. Hoare, Swapna R. Donthar...
BMCBI
2007
88views more  BMCBI 2007»
13 years 9 months ago
Use of DNA melting simulation software for in silico diagnostic assay design: targeting regions with complex melting curves and
Background: DNA melting curve analysis using double-stranded DNA-specific dyes such as SYTO9 produce complex and reproducible melting profiles, resulting in the detection of multi...
John P. Rasmussen, Christopher P. Saint, Paul T. M...
ACE
2004
178views Education» more  ACE 2004»
13 years 10 months ago
Managing Large Class Assessment
ExamGen is a software application developed at Queensland University of Technology to assist instructors with assessment in large classes (250+). The ExamGen program was developed...
Anthony Rhodes, Karyn Bower, Peter Bancroft