Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
5855
search results - page 25 / 1171
»
Test generation and minimization with
Sort
relevance
views
votes
recent
update
View
thumb
title
143
click to vote
HASE
1998
IEEE
128
views
Control Systems
»
more
HASE 1998
»
In-Parameter-Order: A Test Generation Strategy for Pairwise Testing
15 years 10 months ago
Download
www-cse.uta.edu
Yu Lei, Kuo-Chung Tai
claim paper
Read More »
133
click to vote
VTS
1996
IEEE
75
views
Hardware
»
more
VTS 1996
»
A new test pattern generation method for delay fault testing
15 years 10 months ago
Download
www.lirmm.fr
S. Cremoux, Christophe Fagot, Patrick Girard, Chri...
claim paper
Read More »
123
click to vote
DAC
1992
ACM
93
views
Computer Architecture
»
more
DAC 1992
»
SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits
15 years 9 months ago
Download
poisson.usc.edu
Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer
claim paper
Read More »
65
click to vote
STVR
2008
53
views
more
STVR 2008
»
IPOG/IPOG-D: efficient test generation for multi-way combinatorial testing
15 years 5 months ago
Download
csrc.nist.gov
Yu Lei, Raghu Kacker, D. Richard Kuhn, Vadim Okun,...
claim paper
Read More »
119
click to vote
JISE
2000
71
views
more
JISE 2000
»
Compact Test Generation Using a Frozen Clock Testing Strategy
15 years 5 months ago
Download
www.iis.sinica.edu.tw
Elizabeth M. Rudnick, Miron Abramovici
claim paper
Read More »
« Prev
« First
page 25 / 1171
Last »
Next »