Sciweavers

502 search results - page 4 / 101
» Test pattern generation based on arithmetic operations
Sort
View
ITC
1994
IEEE
136views Hardware» more  ITC 1994»
14 years 1 days ago
An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms
Paolo Prinetto, Maurizio Rebaudengo, Matteo Sonza ...
ICCAD
2000
IEEE
124views Hardware» more  ICCAD 2000»
14 years 28 days ago
Deterministic Test Pattern Generation Techniques for Sequential Circuits
This paper presents new test generation techniques for improving the average-case performance of the iterative logic array based deterministic sequential circuit test generation a...
Ilker Hamzaoglu, Janak H. Patel
TCAD
2008
114views more  TCAD 2008»
13 years 8 months ago
Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns
At-speed functional testing, delay testing, and n-detection test sets are being used today to detect deep submicrometer defects. However, the resulting test data volumes are too hi...
Zhanglei Wang, Krishnendu Chakrabarty
IOLTS
2008
IEEE
117views Hardware» more  IOLTS 2008»
14 years 2 months ago
Verification and Analysis of Self-Checking Properties through ATPG
Present and future semiconductor technologies are characterized by increasing parameters variations as well as an increasing susceptibility to external disturbances. Transient err...
Marc Hunger, Sybille Hellebrand
KBSE
2003
IEEE
14 years 1 months ago
Tool-Assisted Unit Test Selection Based on Operational Violations
Unit testing, a common step in software development, presents a challenge. When produced manually, unit test suites are often insufficient to identify defects. The main alternativ...
Tao Xie, David Notkin