Sciweavers

1610 search results - page 22 / 322
» Testing Patterns
Sort
View
ATS
2000
IEEE
86views Hardware» more  ATS 2000»
14 years 2 months ago
An adjacency-based test pattern generator for low power BIST design
Patrick Girard, Loïs Guiller, Christian Landr...
ITC
2000
IEEE
53views Hardware» more  ITC 2000»
14 years 2 months ago
Using on-chip test pattern compression for full scan SoC designs
Helmut Lang, Jens Pfeiffer, Jeff Maguire
VLSID
1999
IEEE
103views VLSI» more  VLSID 1999»
14 years 2 months ago
POWERTEST: A Tool for Energy Conscious Weighted Random Pattern Testing
Xiaodong Zhang, Kaushik Roy, Sudipta Bhawmik
ATS
1998
IEEE
106views Hardware» more  ATS 1998»
14 years 2 months ago
A Test Pattern Generation Algorithm Exploiting Behavioral Information
This paper aims at broadening the scope of hierarchical ATPG to the behavioral-level The main problem of using behavioral information for ATPG is the mismatch of timing models bet...
Silvia Chiusano, Fulvio Corno, Paolo Prinetto
GLVLSI
1997
IEEE
92views VLSI» more  GLVLSI 1997»
14 years 2 months ago
An Efficient Dynamic Parallel Approach to Automatic Test Pattern Generation
H.-Ch. Dahmen, Uwe Gläser, Heinrich Theodor V...