Sciweavers

9842 search results - page 1750 / 1969
» The Complexity of the Matching-Cut Problem
Sort
View
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
16 years 29 days ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...
ICCAD
2008
IEEE
109views Hardware» more  ICCAD 2008»
16 years 28 days ago
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus
—The microprocessor verification challenge becomes higher in the on-chip bus (OCB) than in the unit-level. Especially for the external interrupts, since they interface with othe...
Fu-Ching Yang, Jing-Kun Zhong, Ing-Jer Huang
ICCAD
2005
IEEE
95views Hardware» more  ICCAD 2005»
16 years 28 days ago
Application-specific network-on-chip architecture customization via long-range link insertion
Networks-on-Chip (NoCs) represent a promising solution to complex on-chip communication problems. The NoC communication architectures considered so far are based on either complete...
Ümit Y. Ogras, Radu Marculescu
ICCAD
2003
IEEE
123views Hardware» more  ICCAD 2003»
16 years 28 days ago
A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits
Modeling frequency-dependent nonlinear characteristics of complex analog blocks and subsystems is critical for enabling efficient verification of mixed-signal system designs. Rece...
Peng Li, Xin Li, Yang Xu, Lawrence T. Pileggi
ICCAD
2001
IEEE
111views Hardware» more  ICCAD 2001»
16 years 28 days ago
Congestion Aware Layout Driven Logic Synthesis
In this paper, we present novel algorithms that effectively combine physical layout and early logic synthesis to improve overall design quality. In addition, we employ partitionin...
Thomas Kutzschebauch, Leon Stok
« Prev « First page 1750 / 1969 Last » Next »