Sciweavers

244 search results - page 12 / 49
» The Design and Analysis of a Cache Architecture for Texture ...
Sort
View
PPOPP
2010
ACM
14 years 4 months ago
Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?
Most modern Chip Multiprocessors (CMP) feature shared cache on chip. For multithreaded applications, the sharing reduces communication latency among co-running threads, but also r...
Eddy Z. Zhang, Xipeng Shen, Yunlian Jiang
IPPS
2010
IEEE
13 years 5 months ago
Structuring the execution of OpenMP applications for multicore architectures
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
François Broquedis, Olivier Aumage, Brice G...
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
13 years 11 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...
SI3D
2010
ACM
13 years 7 months ago
Efficient irradiance normal mapping
Irradiance normal mapping is a method to combine two popular techniques, light mapping and normal mapping, and is used in games such as Half-Life 2 or Halo 3. This combination all...
Ralf Habel, Michael Wimmer
ISCC
2008
IEEE
135views Communications» more  ISCC 2008»
14 years 1 months ago
Analysis of compressed depth and image streaming on unreliable networks
This paper explores the issues connected to the transmission of three dimensional scenes over unreliable networks such as the wireless ones. It analyzes the effect of the loss of ...
Pietro Zanuttigh, Andrea Zanella, Guido M. Cortela...