Sciweavers

244 search results - page 3 / 49
» The Design and Analysis of a Cache Architecture for Texture ...
Sort
View
DAC
2007
ACM
14 years 8 months ago
Modeling the Function Cache for Worst-Case Execution Time Analysis
Static worst-case execution time (WCET) analysis is done by modeling the hardware behavior. In this paper we describe a WCET analysis technique to analyze systems with function ca...
Raimund Kirner, Martin Schoeberl
GLVLSI
2010
IEEE
164views VLSI» more  GLVLSI 2010»
14 years 16 days ago
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
Mohamed M. Sabry, Martino Ruggiero, Pablo Garcia D...
ICPADS
2008
IEEE
14 years 1 months ago
Textures in Second Life: Measurement and Analysis
We collected packet traces from Second Life client sessions and analyzed the packet contents. We observed that textures constitute a majority of the network traffic. We further c...
Huiguang Liang, Mehul Motani, Wei Tsang Ooi
ECRTS
2007
IEEE
14 years 1 months ago
Cache-Aware Timing Analysis of Streaming Applications
Of late, there has been a considerable interest in models, algorithms and methodologies specifically targeted towards designing hardware and software for streaming applications. ...
Samarjit Chakraborty, Tulika Mitra, Abhik Roychoud...
DSD
2010
IEEE
161views Hardware» more  DSD 2010»
13 years 7 months ago
Design of Trace-Based Split Array Caches for Embedded Applications
—Since many embedded systems execute a predefined set of programs, tuning system components to application programs and data is the approach chosen by many design techniques to o...
Alice M. Tokarnia, Marina Tachibana