Sciweavers

2424 search results - page 429 / 485
» The High Level Architecture for Simulations
Sort
View
ICCD
2006
IEEE
148views Hardware» more  ICCD 2006»
14 years 5 months ago
Trends and Future Directions in Nano Structure Based Computing and Fabrication
— As silicon CMOS devices are scaled down into the nanoscale regime, new challenges at both the device and system level are arising. While some of these challenges will be overco...
R. Iris Bahar
IROS
2009
IEEE
203views Robotics» more  IROS 2009»
14 years 3 months ago
CoMutaR: A framework for multi-robot coordination and task allocation
— In multi-robot systems, task allocation and coordination are two fundamental problems that share high synergy. Although multi-robot architectures typically separate them into d...
Pedro M. Shiroma, Maria Fernando Montenegro Campos
JSSPP
2007
Springer
14 years 2 months ago
A Job Self-scheduling Policy for HPC Infrastructures
The number of distributed high performance computing architectures has increased exponentially these last years. Thus, systems composed by several computational resources provided ...
Francesc Guim, Julita Corbalán
IPPS
2006
IEEE
14 years 2 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
ISPASS
2005
IEEE
14 years 2 months ago
BioBench: A Benchmark Suite of Bioinformatics Applications
Recent advances in bioinformatics and the significant increase in computational power available to researchers have made it possible to make better use of the vast amounts of gene...
Kursad Albayraktaroglu, Aamer Jaleel, Xue Wu, Mano...