202 search results - page 35 / 41 » The Instruction Execution Mechanism for Responsive Multithre... |
VLSID
2009
IEEE
14 years 8 months ago
2009
IEEE
Increasing the number of cores in a multi-core processor reduces per-core performance. On the other hand, providing more resources to each core limits the number of cores on a chi...
MICRO
2006
IEEE
14 years 1 months ago
2006
IEEE
One of the main challenges of modern processor design is the implementation of a scalable and efficient mechanism to detect memory access order violations as a result of out-of-o...
ESTIMEDIA
2009
Springer
14 years 2 months ago
2009
Springer
—Real-time encoding of high-definition H.264 video is a challenge to current embedded programmable processors. Emerging stream processing methods supported by most GPUs and progr...
ISCA
2010
IEEE
13 years 12 months ago
2010
IEEE
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
CASES
2006
ACM
13 years 11 months ago
2006
ACM
Ever increasing performance requirements have elevated deeply pipelined architectures to a standard even in the embedded processor domain, requiring the incorporation of dynamic b...