Sciweavers

1728 search results - page 12 / 346
» The Size of Power Automata
Sort
View
SETN
2010
Springer
14 years 12 days ago
Genetic Algorithm Solution to Optimal Sizing Problem of Small Autonomous Hybrid Power Systems
The optimal sizing of a small autonomous hybrid power system can be a very challenging task, due to the large number of design settings and the uncertainty in key parameters. This ...
Yiannis A. Katsigiannis, Pavlos S. Georgilakis, Em...
ICCD
2004
IEEE
106views Hardware» more  ICCD 2004»
14 years 5 months ago
Gate Sizing and V{t} Assignment for Active-Mode Leakage Power Reduction
Leakage current is a key factor in IC power consumption even in the active operating mode. We investigate the simultaneous optimization of gate size and threshold voltage to reduc...
Feng Gao, John P. Hayes
ISLPED
1996
ACM
72views Hardware» more  ISLPED 1996»
14 years 18 days ago
Simultaneous buffer and wire sizing for performance and power optimization
In this paper, we study the simultaneous buffer and wire sizing (SBWS) problem for delay and power dissipation minimization. We prove the BS/WS relation for optimal SBWS solutions...
Jason Cong, Cheng-Kok Koh, Kwok-Shing Leung
ICC
2007
IEEE
120views Communications» more  ICC 2007»
14 years 2 months ago
Joint Power and Constellation Size Adaptation for Mobile Multicast Employing MQAM Over Wireless Fading Channels
Abstract— We propose a power and constellation-size adaptation scheme for the multicast system employing multilevel quadrature amplitude modulation (MQAM) with discrete constella...
Qinghe Du, Xi Zhang
ISPD
1997
ACM
142views Hardware» more  ISPD 1997»
14 years 19 days ago
Minimization of chip size and power consumption of high-speed VLSI buffers
In this paper, we study optimal bu er design in high-performance VLSI systems. Speci cally, we design a bu er for a given load such that chip area and power dissipation are minima...
D. Zhou, X. Y. Liu