Sciweavers

    862 search results - page 33 / 173
    » The amorphous FPGA architecture
    Sort
    View
    FCCM
    2008
    IEEE
    153views VLSI» more  FCCM 2008»
    A SRAM-based Architecture for Trie-based IP Lookup Using FPGA
    14 years 4 months ago
    A SRAM-based Architecture for Trie-based IP Lookup Using FPGA
    Download  halcyon.usc.edu
    Internet Protocol (IP) lookup in routers can be implemented by some form of tree traversal. Pipelining can dramatically improve the search throughput. However, it results in unbal...
    Hoang Le, Weirong Jiang, Viktor K. Prasanna
    claim paper
    Read More »
    FPL
    2008
    Springer
    107views Hardware» more  FPL 2008»
    Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA
    13 years 11 months ago
    Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA
    Download  halcyon.usc.edu
    Most high-speed Internet Protocol (IP) lookup implementations use tree traversal and pipelining. However, this approach results in inefficient memory utilization. Due to available...
    Hoang Le, Weirong Jiang, Viktor K. Prasanna
    claim paper
    Read More »
    TCAD
    2010
    97views more  TCAD 2010»
    Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages
    13 years 4 months ago
    Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages
    Download  cadlab.cs.ucla.edu
    Abstract--This paper presents a technology mapping algorithm for field-programmable gate array architectures with dual supply voltages (Vdds) for power optimization. This is done w...
    Deming Chen, Jason Cong, Chen Dong, Lei He, Fei Li...
    claim paper
    Read More »
    ICCAD
    2006
    IEEE
    114views Hardware» more  ICCAD 2006»
    Studying a GALS FPGA architecture using a parameterized automatic design flow
    14 years 6 months ago
    Studying a GALS FPGA architecture using a parameterized automatic design flow
    Download  www2.iccad.com
    ÊÓÙØ Ò Ð Ý× ÓÑ Ò Ø ÓØ Ö Ð Ý× Ò ÙÖÖ ÒØ È ¹ × Ò׺ Ï Ú ÔÖÓÔÓ× ÒÓÚ Ð ÐÓ ÐÐÝ ×ÝÒ ÖÓÒÓÙ× ÄÓ ÐÐÝ ËÝÒ ÖÓÒÓÙ× ´ ÄË...
    Xin Jia, Ranga Vemuri
    claim paper
    Read More »
    DATE
    2008
    IEEE
    110views Hardware» more  DATE 2008»
    Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA
    14 years 4 months ago
    Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA
    Download  www.date-conference.com
    Philippe Bonnot, Fabrice Lemonnier, Gilbert Edelin...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.