Sciweavers

3600 search results - page 73 / 720
» The settling-time reducibility ordering
Sort
View
PLDI
2012
ACM
13 years 8 months ago
JANUS: exploiting parallelism via hindsight
This paper addresses the problem of reducing unnecessary conflicts in optimistic synchronization. Optimistic synchronization must ensure that any two concurrently executing trans...
Omer Tripp, Roman Manevich, John Field, Mooly Sagi...
DATE
1999
IEEE
92views Hardware» more  DATE 1999»
15 years 10 months ago
Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics
Modern IC design requires accurate analysis and modeling of chip-level interconnect, the substrate and package parasitics. Traditional approaches for such analyses are computation...
Peter Feldmann, Sharad Kapur, David E. Long
166
Voted
CDC
2010
IEEE
129views Control Systems» more  CDC 2010»
15 years 1 months ago
On optimal input signal design for frequency response estimation
This paper studies optimal input excitation design for parametric frequency response estimation. We will focus on least-squares estimation of Finite Impulse Response (FIR) models a...
Bo Wahlberg, Håkan Hjalmarsson, Petre Stoica
DAC
1995
ACM
15 years 9 months ago
Delayed Frontal Solution for Finite-Element Based Resistance Extraction
To save memory, layout-to-circuit extractors that use the Finite-Element Method for resistance extraction usually solve the corresponding set of equations with a frontal solution ...
N. P. van der Meijs, Arjan J. van Genderen
JMLR
2010
135views more  JMLR 2010»
15 years 26 days ago
Structured Prediction Cascades
Structured prediction tasks pose a fundamental trade-off between the need for model complexity to increase predictive power and the limited computational resources for inference i...
David Weiss, Benjamin Taskar