Sciweavers

6111 search results - page 117 / 1223
» Time, Hardware, and Uniformity
Sort
View
VISSYM
2007
14 years 19 days ago
Multiresolution MIP Rendering of Large Volumetric Data Accelerated on Graphics Hardware
This paper is concerned with a multiresolution representation for maximum intensity projection (MIP) volume rendering based on morphological pyramids which allows progressive refi...
Wladimir J. van der Laan, Andrei Jalba, Jos B. T. ...
VISSYM
2003
13 years 11 months ago
Smart Hardware-Accelerated Volume Rendering
For volume rendering of regular grids the display of view-plane aligned slices has proven to yield both good quality and performance. In this paper we demonstrate how to merge the...
Stefan Röttger, Stefan Guthe, Daniel Weiskopf...
SIGMETRICS
2002
ACM
13 years 10 months ago
Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity
As processor microarchitectures continue to increase in complexity, so does the time required to explore the design space. Performing cycle
Jeanine Cook, Richard L. Oliver, Eric E. Johnson
FPL
2000
Springer
93views Hardware» more  FPL 2000»
14 years 1 months ago
Reconfigurable Computing between Classifications and Metrics - The Approach of Space/Time-Scheduling
Abstract. Reconfigurable computing receives its merits from scheduling timebased into space-based execution. This paper reviews some common parameters and introduces an additional ...
Christian Siemers
DATE
2002
IEEE
108views Hardware» more  DATE 2002»
14 years 3 months ago
A Case Study for the Verification of Complex Timed Circuits: IPCMOS
ions + Assume Guarantee + Induction GOAL: Formal verification of the IPCMOS architecture
Marco A. Peña, Jordi Cortadella, Alexander ...