Sciweavers

4116 search results - page 26 / 824
» Type Analysis for CHIP
Sort
View
CTRSA
2004
Springer
59views Cryptology» more  CTRSA 2004»
14 years 2 months ago
Yet Another Sieving Device
Abstract. A compact mesh architecture for supporting the relation collection step of the number field sieve is described. Differing from TWIRL, only isolated chips without inter-...
Willi Geiselmann, Rainer Steinwandt
DSD
2005
IEEE
106views Hardware» more  DSD 2005»
14 years 2 months ago
SystemC-based Design Methodology for Reconfigurable System-on-Chip
Reconfigurable system is a promising alternative to deliver both flexibility and performance at the same time. New reconfigurable technologies and technologydependent tools have b...
Yang Qu, Kari Tiensyrjä, Juha-Pekka Soininen
CORR
2006
Springer
86views Education» more  CORR 2006»
13 years 8 months ago
Improving Precision of Type Analysis Using Non-Discriminative Union
This paper presents a new type analysis for logic programs. The analysis is performed with a priori type definitions; and type expressions are formed from a fixed alphabet of type...
Lunjin Lu
IESS
2007
Springer
165views Hardware» more  IESS 2007»
14 years 2 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt
ICFP
2002
ACM
14 years 8 months ago
A demand-driven adaptive type analysis
Compilers for dynamically and statically typed languages ensure safe execution by verifying that all operations are performed on appropriate values. An operation as simple as car ...
Danny Dubé, Marc Feeley