Sciweavers

720 search results - page 76 / 144
» Uniform Memory Hierarchies
Sort
View
WEBI
2005
Springer
15 years 10 months ago
An Adaptive Architecture for Physical Agents
In this paper we describe ICARUS, an adaptive architecture for intelligent physical agents. We contrast the framework’s assumptions with those of earlier architectures, taking e...
Pat Langley
131
Voted
ICALP
2003
Springer
15 years 9 months ago
Optimal Cache-Oblivious Implicit Dictionaries
We consider the issues of implicitness and cache-obliviousness in the classical dictionary problem for n distinct keys over an unbounded and ordered universe. One finding in this ...
Gianni Franceschini, Roberto Grossi
DATE
2004
IEEE
147views Hardware» more  DATE 2004»
15 years 8 months ago
Automatic Tuning of Two-Level Caches to Embedded Applications
The power consumed by the memory hierarchy of a microprocessor can contribute to as much as 50% of the total microprocessor system power, and is thus a good candidate for optimiza...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
PATMOS
2000
Springer
15 years 8 months ago
Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications
Exploitation of data re-use in combination with the use of custom memory hierarchy that exploits the temporal locality of data accesses may introduce significant power savings, esp...
Dimitrios Soudris, Nikolaos D. Zervas, Antonios Ar...
CASES
2005
ACM
15 years 6 months ago
Compilation techniques for energy reduction in horizontally partitioned cache architectures
Horizontally partitioned data caches are a popular architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. Horizontally part...
Aviral Shrivastava, Ilya Issenin, Nikil Dutt