Sciweavers

467 search results - page 34 / 94
» Using the DEVS Paradigm to Implement a Simulated Processor
Sort
View
ISLPED
2003
ACM
122views Hardware» more  ISLPED 2003»
14 years 2 months ago
A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...
Venkata Syam P. Rapaka, Diana Marculescu
CF
2010
ACM
14 years 1 months ago
Interval-based models for run-time DVFS orchestration in superscalar processors
We develop two simple interval-based models for dynamic superscalar processors. These models allow us to: i) predict with great accuracy performance and power consumption under va...
Georgios Keramidas, Vasileios Spiliopoulos, Stefan...
WSC
1997
13 years 10 months ago
Simulation of the Queston Physician Network
This paper examines the construction and implementation of a simulation model that supports the design and development of the Queston Physician Network. Queston seeks to partner w...
James R. Swisher, J. Brian Jun, Sheldon H. Jacobso...
DATE
2005
IEEE
154views Hardware» more  DATE 2005»
14 years 2 months ago
Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring
— Security is emerging as an important concern in embedded system design. The security of embedded systems is often compromised due to vulnerabilities in “trusted” software t...
Divya Arora, Srivaths Ravi, Anand Raghunathan, Nir...
ENTCS
2008
142views more  ENTCS 2008»
13 years 8 months ago
An Open System Operational Semantics for an Object-Oriented and Component-Based Language
Object orientation and component-based development have both proven useful for the elaboration of open distributed systems. These paradigms are offered by the Creol language. Creo...
Jasmin Christian Blanchette, Olaf Owe