70 search results - page 12 / 14 » VLSI Implementation of a Fault-Tolerant Distributed Clock Ge... |
FCCM
2011
IEEE
13 years 2 months ago
2011
IEEE
— Recent progress in High-Level Synthesis (HLS) es has helped raise the abstraction level of FPGA programming. However implementation and performance evaluation of the HLS-genera...
FCCM
2006
IEEE
14 years 4 months ago
2006
IEEE
This paper presents a hardware-optimized variant of the well-known Gaussian elimination over GF(2) and its highly efficient implementation. The proposed hardware architecture, we...
FCCM
2009
IEEE
14 years 5 months ago
2009
IEEE
— A packet generator and network traffic capture system has been implemented on the NetFPGA. The NetFPGA is an open networking platform accelerator that enables rapid developmen...
WSC
1998
14 years 6 days ago
1998
Causality constraints of random discrete simulation make parallel and distributed processing difficult. Methods of applying reconfigurable logic to implement and accelerate simula...
ISLPED
2003
ACM
14 years 4 months ago
2003
ACM
Ever shrinking device sizes and innovative micro-architectural and circuit design techniques have made it possible to have multi-million transistor systems running at multi-gigahe...