Sciweavers

428 search results - page 10 / 86
» Validating High-Level Synthesis
Sort
View
BMAS
2000
IEEE
14 years 1 months ago
Towards a Specification Notation for High-Level Synthesis of Mixed-Signal and Analog Systems
This paper discusses aBlox - a specification notation that we defined for automated synthesis of mixed-signal systems. aBlox addresses two important aspects of mixed-signal system...
Alex Doboli, Ranga Vemuri
ICCAD
2001
IEEE
143views Hardware» more  ICCAD 2001»
14 years 6 months ago
Transient Power Management Through High Level Synthesis
The use of nanometer technologies is making it increasingly important to consider transient characteristics of a circuit’s power dissipation (e.g., peak power, and power gradien...
Vijay Raghunathan, Srivaths Ravi, Anand Raghunatha...
DATE
2003
IEEE
102views Hardware» more  DATE 2003»
14 years 3 months ago
Power Constrained High-Level Synthesis of Battery Powered Digital Systems
We present a high-level synthesis algorithm solving the combined scheduling, allocation and binding problem minimizing area under both latency and maximum power per clock-cycle co...
S. F. Nielsen, Jan Madsen
DAC
1989
ACM
14 years 1 months ago
Scheduling and Binding Algorithms for High-Level Synthesis
- New algorithms for high-level synthesis are presented. The first performs scheduling under hardware resource constraints and improves on commonly used list scheduling techniques ...
Pierre G. Paulin, John P. Knight
ASAP
2007
IEEE
112views Hardware» more  ASAP 2007»
13 years 11 months ago
Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis
In high-level synthesis, as for compilers, an important question is when register assignment should take place. Unlike compilers for which the processor architecture is given, syn...
Alain Darte, C. Quinson