Sciweavers

37 search results - page 5 / 8
» Verification of Floating-Point Adders
Sort
View
ARITH
2007
IEEE
14 years 1 months ago
Formal Verification of Floating-Point Programs
Sylvie Boldo, Jean-Christophe Filliâtre
ARITH
2011
IEEE
12 years 7 months ago
Fast Ripple-Carry Adders in Standard-Cell CMOS VLSI
— This paper presents a number of new high-radix ripple-carry adder designs based on Ling’s addition technique and a recently-published expansion thereof. The proposed adders a...
Neil Burgess
ARITH
2009
IEEE
14 years 2 months ago
Computation of Decimal Transcendental Functions Using the CORDIC Algorithm
In this work we propose new decimal floating-point CORDIC algorithms for transcendental function evaluation. We show how these algorithms are mapped to a state of the art Decimal...
Álvaro Vázquez, Julio Villalba, Elis...
VLSID
2006
IEEE
145views VLSI» more  VLSID 2006»
14 years 1 months ago
Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format
IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and a major enhancement to the standard is the addition of decimal format. This paper proposes two novel ...
Himanshu Thapliyal, Saurabh Kotiyal, M. B. Sriniva...