Sciweavers

3532 search results - page 8 / 707
» Visualization of SystemC Designs
Sort
View
EMSOFT
2005
Springer
14 years 1 months ago
Pinapa: an extraction tool for SystemC descriptions of systems-on-a-chip
SystemC is becoming a de-facto standard for the description of complex systems-on-a-chip. It enables system-level descriptions of SoCs: the same language is used for the descripti...
Matthieu Moy, Florence Maraninchi, Laurent Maillet...
DATE
2005
IEEE
155views Hardware» more  DATE 2005»
14 years 1 months ago
RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC
This paper presents the methodology and the modeling constructs we have developed to capture the real time aspects of RTOS simulation models in a System Level Design Language (SLD...
M. Abdelsalam Hassan, Keishi Sakanushi, Yoshinori ...
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
14 years 1 months ago
Systematic Transaction Level Modeling of Embedded Systems with SystemC
This paper gives an overview of a transaction level modeling (TLM) design flow for straightforward embedded system design with SystemC. The goal is to systematically develop both...
Wolfgang Klingauf
DAC
2008
ACM
14 years 8 months ago
Predictive runtime verification of multi-processor SoCs in SystemC
Concurrent interaction of multi-processor systems result in errors which are difficult to find. Traditional simulationbased verification techniques remove the concurrency informat...
Alper Sen, Vinit Ogale, Magdy S. Abadir
DAC
2011
ACM
12 years 7 months ago
Extracting behavior and dynamically generated hierarchy from SystemC models
SystemC is a popular modeling language which can be used to specify systems at bstraction level. Currently, SystemC tools can not cope with SystemC models for which the module hie...
Harry Broeders, René van Leuken