Sciweavers

5687 search results - page 922 / 1138
» Visualizing Evaluation in Scheme
Sort
View
CHI
2008
ACM
16 years 4 months ago
Feasibility and pragmatics of classifying working memory load with an electroencephalograph
A reliable and unobtrusive measurement of working memory load could be used to evaluate the efficacy of interfaces and to provide real-time user-state information to adaptive syst...
David B. Grimes, Desney S. Tan, Scott E. Hudson, P...
CHI
2006
ACM
16 years 4 months ago
"LINC-ing" the family: the participatory design of an inkable family calendar
Families must continually organize, plan, and stay aware of the activities of their households in order to coordinate everyday life. Despite having organization schemes, many peop...
Carman Neustaedter, A. J. Bernheim Brush
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
16 years 4 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel
HPCA
2006
IEEE
16 years 4 months ago
ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers
The increasing demand for reliable computers has led to proposals for hardware-assisted rollback of memory state. Such approach promises major reductions in Mean Time To Repair (M...
Jun Nakano, Pablo Montesinos, Kourosh Gharachorloo...
HPCA
2005
IEEE
16 years 4 months ago
A Performance Comparison of DRAM Memory System Optimizations for SMT Processors
Memory system optimizations have been well studied on single-threaded systems; however, the wide use of simultaneous multithreading (SMT) techniques raises questions over their ef...
Zhichun Zhu, Zhao Zhang