Sciweavers

564 search results - page 31 / 113
» Wireplanning in logic synthesis
Sort
View
ISQED
2002
IEEE
103views Hardware» more  ISQED 2002»
14 years 1 months ago
Synthesis of Selectively Clocked Skewed Logic Circuits
Aiqun Cao, Naran Sirisantana, Cheng-Kok Koh, Kaush...
APSEC
2000
IEEE
14 years 26 days ago
A process logic for distributed system synthesis
Yoshinao Isobe, Kazuhito Ohmaki
DAC
1994
ACM
14 years 16 days ago
Layout Driven Logic Synthesis for FPGAs
Shih-Chieh Chang, Kwang-Ting Cheng, Nam Sung Woo, ...
DATE
2004
IEEE
114views Hardware» more  DATE 2004»
14 years 5 days ago
Synthesis of Reversible Logic
Abhinav Agrawal, Niraj K. Jha