Sciweavers

ISQED
2002
IEEE

Synthesis of Selectively Clocked Skewed Logic Circuits

14 years 4 months ago
Synthesis of Selectively Clocked Skewed Logic Circuits
Aiqun Cao, Naran Sirisantana, Cheng-Kok Koh, Kaush
Added 15 Jul 2010
Updated 15 Jul 2010
Type Conference
Year 2002
Where ISQED
Authors Aiqun Cao, Naran Sirisantana, Cheng-Kok Koh, Kaushik Roy
Comments (0)