Sciweavers

399 search results - page 56 / 80
» XTR Implementation on Reconfigurable Hardware
Sort
View
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
14 years 2 months ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
FPL
2005
Springer
96views Hardware» more  FPL 2005»
14 years 3 months ago
Dynamic Reconfiguration with hardwired Networks-on-Chip on future FPGAs
Due to their layered approach, Networks-on-Chip (NoC) are a promising communication backbone in the field of heterogeneous dynamically reconfigurable systems. In this paper a fu...
Ronald Hecht, Stephan Kubisch, Andreas Herrholtz, ...
MAM
2008
150views more  MAM 2008»
13 years 9 months ago
FPGA based string matching for network processing applications
String matching is a key problem in many network processing applications. Current implementations of this process using software are time consuming and cannot meet gigabit bandwid...
Janardhan Singaraju, John A. Chandy
DATE
2008
IEEE
153views Hardware» more  DATE 2008»
14 years 4 months ago
An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications
Novel reconfigurable computing platforms enable efficient realizations of complex signal processing applications by allowing exploitation of parallelization resulting in high thro...
Sankalita Saha, Jason Schlessman, Sebastian Puthen...
AHS
2006
IEEE
130views Hardware» more  AHS 2006»
14 years 3 months ago
Self-Adaptive System Based on Field Programmable Gate Array for Extreme Temperature Electronics
Space missions often require radiation and extreme-temperature hardened electronics to survive the harsh environments beyond earth’s atmosphere. Traditional approaches to preser...
Didier Keymeulen, Ricardo Salem Zebulum, Rajeshuni...