Sciweavers

43 search results - page 4 / 9
» aspdac 2001
Sort
View
ASPDAC
2001
ACM
94views Hardware» more  ASPDAC 2001»
14 years 2 months ago
On speeding up extended finite state machines using catalyst circuitry
We propose a timing optimization technique for a complex finite state machine that consists of not only random logic but also data operators. In such a design, the timing critical...
Shi-Yu Huang
ASPDAC
2001
ACM
57views Hardware» more  ASPDAC 2001»
14 years 2 months ago
Speech recognition chip for monosyllables
Abstract-- In the paper, we present a real-time speech recognition chip for monosyllables such as A, B, ..., etc. The chip recognizes up to 64 monosyllables based on the Hidden Mar...
Kazuhiro Nakamura, Qiang Zhu, Shinji Maruoka, Taka...
ASPDAC
2001
ACM
126views Hardware» more  ASPDAC 2001»
14 years 2 months ago
A new partitioning scheme for improvement of image computation
Abstract-- Image computation is the core operation for optimization and formal verification of sequential systems like controllers or protocols. State exploration techniques based ...
Christoph Meinel, Christian Stangier
ASPDAC
2001
ACM
107views Hardware» more  ASPDAC 2001»
14 years 2 months ago
An efficient solution to the storage correspondence problem for large sequential circuits
Abstract- Traditional state-traversal-basedmethods for verifying sequential circuits are computationally infeasible for circuits with a large number of memory elements. However, if...
Wanlin Cao, D. M. H. Walker, Rajarshi Mukherjee
ASPDAC
2001
ACM
127views Hardware» more  ASPDAC 2001»
14 years 2 months ago
High-level design for asynchronous logic
Asynchronous, self-timed, logic is often eschewed in digital design because of its ad-hoc methodologies and lack of available design tools. This paper describes a complete High Le...
Ross Smith, Michiel M. Ligthart