Sciweavers

29 search results - page 5 / 6
» itc 1998
Sort
View
ITC
1998
IEEE
94views Hardware» more  ITC 1998»
13 years 11 months ago
Testing embedded-core based system chips
Advances in semiconductor process and design technology enable the design of complex system chips. Traditional IC design, in which every circuit is designed from scratch and reuse...
Yervant Zorian, Erik Jan Marinissen, Sujit Dey
ITC
1998
IEEE
89views Hardware» more  ITC 1998»
13 years 11 months ago
Detecting resistive shorts for CMOS domino circuits
We investigate defects in CMOS domino gates and derive the test conditions for them. Very-Low-Voltage Testing can improve the defect coverage, which we define as the maximum detec...
Jonathan T.-Y. Chang, Edward J. McCluskey
ITC
1998
IEEE
73views Hardware» more  ITC 1998»
13 years 11 months ago
Maximization of power dissipation under random excitation for burn-in testing
This work proposes an approach to generate weighted random patterns which can maximally excite a circuit during its burn-in testing. The approach is based on a probability model a...
Kuo-Chan Huang, Chung-Len Lee, Jwu E. Chen
ITC
1998
IEEE
94views Hardware» more  ITC 1998»
13 years 11 months ago
Probabilistic mixed-model fault diagnosis
Previously-proposed strategies for VLSI fault diagnosis have su ered from a variety of self-imposed limitations. Some techniques are limited to a speci c fault model, and many wil...
David B. Lavo, Brian Chess, Tracy Larrabee, Ismed ...
ITC
1998
IEEE
114views Hardware» more  ITC 1998»
13 years 11 months ago
BETSY: synthesizing circuits for a specified BIST environment
This paper presents a logic synthesis tool called BETSY (BIST Environment Testable Synthesis) for synthesizing circuits that achieve complete (100%)fault coverage in a user specif...
Zhe Zhao, Bahram Pouya, Nur A. Touba