Sciweavers

JAPLL
2007
78views more  JAPLL 2007»
13 years 11 months ago
Execution architectures for program algebra
We investigate the notion of an execution architecture in the setting of the program algebra PGA, and distinguish two sorts of these: analytic architectures, designed for the purp...
Jan A. Bergstra, Alban Ponse
ISCA
2007
IEEE
94views Hardware» more  ISCA 2007»
13 years 11 months ago
Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits
In recent years, quantum computing (QC) research has moved from the realm of theoretical physics and mathematics into real implementations [9]. With many different potential hardw...
Eric Chi, Stephen A. Lyon, Margaret Martonosi
INTEGRATION
2007
98views more  INTEGRATION 2007»
13 years 11 months ago
Hashchip: A shared-resource multi-hash function processor architecture on FPGA
The ubiquitous presence of mobile devices and the demand for better performance and efficiency have motivated research into embedded implementations of cryptography algorithms. I...
T. S. Ganesh, Michael T. Frederick, T. S. B. Sudar...
RAS
2006
126views more  RAS 2006»
13 years 11 months ago
Multi-robot cooperation-based mobile printer system
This paper proposes a mobile printer system (MPS) based on multi-robot cooperation. The system consists of multiple mobile robots, a wireless LAN system, a graphic user interface ...
Kang-Hee Lee, Jong-Hwan Kim
SIGARCH
2008
107views more  SIGARCH 2008»
13 years 11 months ago
A lightweight streaming layer for multicore execution
As multicore architectures gain widespread use, it becomes increasingly important to be able to harness their additional processing power to achieve higher performance. However, e...
David Zhang, Qiuyuan J. Li, Rodric Rabbah, Saman A...
IBMRD
2006
76views more  IBMRD 2006»
13 years 11 months ago
Modeling wire delay, area, power, and performance in a simulation infrastructure
We present Justice, a set of extensions to the Liberty simulation infrastructure that model area, wire length, and power consumption in processor architectures. Given an architectu...
Nicholas P. Carter, Azmat Hussain
IJES
2008
83views more  IJES 2008»
13 years 11 months ago
Evaluating memory architectures for media applications on Coarse-grained Reconfigurable Architectures
Reconfigurable ALU Array (RAA) architectures--representing a popular class of Coarse-grained Reconfigurable Architectures--are gaining in popularity especially for media applicati...
Jong-eun Lee, Kiyoung Choi, Nikil Dutt
FAC
2008
97views more  FAC 2008»
13 years 11 months ago
A functional formalization of on chip communications
This paper presents a formal model and a systematic approach to the validation of communication tures at a high level of abstraction. This model is described mathematically by a fu...
Julien Schmaltz, Dominique Borrione
CORR
2008
Springer
104views Education» more  CORR 2008»
13 years 11 months ago
Interoperability between Heterogeneous Federation Architectures: Illustration with SAML and WS-Federation
Digital identity management intra and inter information systems, and, service oriented architectures security, are the roots of identity federation. This kind of security architec...
Mikaël Ates, Christophe Gravier, Jér&e...
CORR
2010
Springer
84views Education» more  CORR 2010»
13 years 11 months ago
Constructing Active Architectures in the ArchWare ADL
Software that cannot change is condemned to atrophy: it cannot accommodate the constant revision and renegotiation of its business goals nor intercept the potential of new technol...
Ronald Morrison, Graham N. C. Kirby, Dharini Balas...