Sciweavers

ICCD
2006
IEEE
113views Hardware» more  ICCD 2006»
14 years 7 months ago
A theory of Error-Rate Testing
— We have entered an era where chip yields are decreasing with scaling. A new concept called intelligible testing has been previously proposed with the goal of reversing this tre...
Shideh Shahidi, Sandeep Gupta
ICCD
2006
IEEE
96views Hardware» more  ICCD 2006»
14 years 7 months ago
An Efficient, Scalable Hardware Engine for Boolean SATisfiability
Mandar Waghmode, Kanupriya Gulati, Sunil P. Khatri...
ICCD
2006
IEEE
312views Hardware» more  ICCD 2006»
14 years 7 months ago
A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals
— Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a...
Kimiyoshi Usami, Naoaki Ohkubo
ICCD
2006
IEEE
189views Hardware» more  ICCD 2006»
14 years 7 months ago
A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems
— Traditional level-one instruction caches and data caches for embedded systems typically have the same capacities. Configurable caches either shut down a part of the cache to su...
Chuanjun Zhang
ICCD
2006
IEEE
113views Hardware» more  ICCD 2006»
14 years 7 months ago
High-speed Factorization Architecture for Soft-decision Reed-Solomon Decoding
Reed-Solomon (RS) codes are among the most widely utilized error-correcting codes in modern communication and computer systems. Among the decoding algorithms of RS codes, the rece...
Xinmiao Zhang
ICCD
2006
IEEE
121views Hardware» more  ICCD 2006»
14 years 7 months ago
A Low Power Highly Associative Cache for Embedded Systems
—Reducing energy consumption is an important issue for battery powered embedded computing systems. Content Addressable Memory (CAM)-based Highly-Associative Caches (HAC) are wide...
Chuanjun Zhang
ICCD
2006
IEEE
84views Hardware» more  ICCD 2006»
14 years 7 months ago
Highly-Guided X-Filling Method for Effective Low-Capture-Power Scan Test Generation
—X-filling is preferred for low-capture-power scan test generation, since it reduces IR-drop-induced yield loss without the need of any circuit modification. However, the effecti...
Xiaoqing Wen, Kohei Miyase, Tatsuya Suzuki, Yuta Y...
ICCD
2006
IEEE
143views Hardware» more  ICCD 2006»
14 years 7 months ago
Improving Power and Data Efficiency with Threaded Memory Modules
—The technique of module-threading utilizes standard DDR DRAM components to build modified memory modules. These modified modules incorporate one or more additional control signa...
Frederick A. Ware, Craig Hampel
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
14 years 7 months ago
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors
—Field-Programmable Gate Array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. Multiprocessors-ona-Programmable-Chi...
Xiaofang Wang, Sotirios G. Ziavras