Sciweavers

ISCA
1993
IEEE
111views Hardware» more  ISCA 1993»
14 years 26 days ago
Cache Write Policies and Performance
Norman P. Jouppi
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
14 years 26 days ago
Architectural Support for Translation Table Management in Large Address Space Machines
Virtual memoy page translation tables provide mappings from virtual to physical addresses. When the hardware controlled Tratmlation L.ookaside Buffers (TLBs) do not contain a tran...
Jerome C. Huck, Jim Hays
ISCA
1993
IEEE
137views Hardware» more  ISCA 1993»
14 years 26 days ago
Transactional Memory: Architectural Support for Lock-Free Data Structures
A shared data structure is lock-free if its operations do not require mutual exclusion. If one process is interrupted in the middle of an operation, other processes will not be pr...
Maurice Herlihy, J. Eliot B. Moss
ISCA
1993
IEEE
117views Hardware» more  ISCA 1993»
14 years 26 days ago
Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology
We evaluate the e ect of processor speed, network bandwidth, and software overhead on the performance of release-consistent software distributed shared memory. We examine ve di er...
Sandhya Dwarkadas, Peter J. Keleher, Alan L. Cox, ...
ISCA
1993
IEEE
92views Hardware» more  ISCA 1993»
14 years 26 days ago
The Detection and Elimination of Useless Misses in Multiprocessors
In this paper we introduce a classification of misses in shared-memory multiprocessors based on inter processor communication. We identify the set of essential misses, i.e., the s...
Michel Dubois, Jonas Skeppstedt, Livio Ricciulli, ...
ISCA
1993
IEEE
110views Hardware» more  ISCA 1993»
14 years 26 days ago
The TickerTAIP Parallel RAID Architecture
Pei Cao, Swee Boon Lim, Shivakumar Venkataraman, J...
ISCA
1993
IEEE
157views Hardware» more  ISCA 1993»
14 years 26 days ago
The Performance of Cache-Coherent Ring-based Multiprocessors
Advances in circuit and integration technology are continuously boosting the speed of microprocessors. One of the main challenges presented by such developments is the effective u...
Luiz André Barroso, Michel Dubois
ICCD
1996
IEEE
170views Hardware» more  ICCD 1996»
14 years 26 days ago
Boolean Function Representation Based on Disjoint-Support Decompositions
The Multi-Level Decomposition Diagrams (MLDDs) of this paper are a canonical representation of Boolean functions expliciting disjoint-support decompositions. MLDDs allow the reduc...
Valeria Bertacco, Maurizio Damiani
ICCD
1994
IEEE
69views Hardware» more  ICCD 1994»
14 years 26 days ago
Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules
This paper presents a simple and robust method of designing the lossy-transmission-line interconnects in a network for multichip modules. This method uses wire-sizing entirely to ...
Jimmy Shinn-Hwa Wang, Wayne Wei-Ming Dai