Sciweavers

HVC
2007
Springer
105views Hardware» more  HVC 2007»
14 years 3 months ago
Where Do Bugs Come from?
Andreas Zeller
HVC
2007
Springer
103views Hardware» more  HVC 2007»
14 years 3 months ago
Verifying Parametrised Hardware Designs Via Counter Automata
The paper presents a new approach to formal verification of generic (i.e. parametrised) hardware designs specified in VHDL. The proposed approach is based on a translation of suc...
Ales Smrcka, Tomás Vojnar
HVC
2007
Springer
109views Hardware» more  HVC 2007»
14 years 3 months ago
Symbolic Execution and Model Checking for Testing
Corina S. Pasareanu, Willem Visser
HVC
2007
Springer
107views Hardware» more  HVC 2007»
14 years 3 months ago
On the Characterization of Until as a Fixed Point Under Clocked Semantics
Modern hardware designs are typically based on multiple clocks. While a singly-clocked hardware design is easily described in standard temporal logics, describing a multiply-clocke...
Dana Fisman
FPL
2007
Springer
80views Hardware» more  FPL 2007»
14 years 3 months ago
Wires On Demand: Run-Time Communication Synthesis for Reconfigurable Computing
Peter M. Athanas, J. Bowen, T. Dunham, Cameron Pat...
FPL
2007
Springer
140views Hardware» more  FPL 2007»
14 years 3 months ago
An area-efficient alternative to adaptive median filtering in FPGAs
This paper presents a new approach to the FPGA implementation of image filters which are utilized to remove the saltand-pepper noise of high intensity (up to 70% of corrupted pix...
Zdenek Vasícek, Lukás Sekanina
FPL
2007
Springer
124views Hardware» more  FPL 2007»
14 years 3 months ago
A Quantitative Prediction Model for Hardware/Software Partitioning
An important step in Heterogeneous System Development is Hardware/Software Partitioning. This process involves exploring a huge design space. By using profiling to select hot-spo...
Roel Meeuws, Yana Yankova, Koen Bertels, Georgi Ga...
FPL
2007
Springer
141views Hardware» more  FPL 2007»
14 years 3 months ago
Analysis of Kernel Effects on Optimisation Mismatch in Cache Reconfiguration
The effect of kernel operations on cache optimisations in a soft-core reconfigurable system is important for dynamic cache switching design. Considering kernel operations changes ...
John Shield, Peter Sutton, Philip Machanick
FPL
2007
Springer
80views Hardware» more  FPL 2007»
14 years 3 months ago
A Temporal Correlation Based Port Combination Methodology for Networks-on-chip on Reconfigurable Systems
A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize req...
Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi,...
FPL
2007
Springer
138views Hardware» more  FPL 2007»
14 years 3 months ago
Bringing High-Performance Reconfigurable Computing to Exact Computations
Numerical non-robustness is a recurring phenomenon in scientific computing. It is primarily caused by numerical errors arising because of fixed-precision arithmetic in integer and...
Esam El-Araby, Ivan Gonzalez, Tarek A. El-Ghazawi