Sciweavers

VLSID
2002
IEEE
95views VLSI» more  VLSID 2002»
14 years 11 months ago
A Novel Method to Improve the Test Efficiency of VLSI Tests
This paper considers reducing the cost of test application by permuting test vectors to improve their defect coverage. Algorithms for test reordering are developed with the goal o...
Hailong Cui, Sharad C. Seth, Shashank K. Mehta
VLSID
2003
IEEE
145views VLSI» more  VLSID 2003»
14 years 11 months ago
Immediate Neighbor Difference IDDQ Test (INDIT) for Outlier Identification
Increasing values and spread in leakage current makes it impossible to distinguish between faulty and fault-free chips using single threshold method. Neighboring chips on a wafer ...
Sagar S. Sabade, D. M. H. Walker