Sciweavers

ISPD
2006
ACM

Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs

14 years 6 months ago
Optimal partitioned fault-tolerant bus layout for reducing power in nanometer designs
Shanq-Jang Ruan, Edwin Naroska, Chun-Chih Chen
Added 14 Jun 2010
Updated 14 Jun 2010
Type Conference
Year 2006
Where ISPD
Authors Shanq-Jang Ruan, Edwin Naroska, Chun-Chih Chen
Comments (0)