Interconnect design methods for memory design

- This paper presents a solution to the problem of designing interconnects for memory devices. More precisely, it solves the automatic routing problem of memory peripheral circuits as an over-the-cell channel routing problem under pre-specified routing topologies and performance constraints. The proposed routing method, named TANAR, consists of two steps: a performance-driven net partitioning step, which constructs a routing topology for each net according to performance constraints, and a performance-driven track assignment step, which reduces the crosstalk noise. Experimental results demonstrate that TANAR significantly reduces both crosstalk for noise sensitive nets, and delay for timing critical nets while minimizing channel height.

• Type: Conference
• Year: 2004
• Where: ASPDAC
• Authors: Chanseok Hwang, Massoud Pedram
• Keywords: ASPDAC 2004, Automatic Routing Problem, Channel Routing Problem, Routing Problem