Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
Sci2ools
International Keyboard
Graphical Social Symbols
CSS3 Style Generator
OCR
Web Page to Image
Web Page to PDF
Merge PDF
Split PDF
Latex Equation Editor
Extract Images from PDF
Convert JPEG to PS
Convert Latex to Word
Convert Word to PDF
Image Converter
PDF Converter
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
Free Online Productivity Tools
i2Speak
i2Symbol
i2OCR
iTex2Img
iWeb2Print
iWeb2Shot
i2Type
iPdf2Split
iPdf2Merge
i2Bopomofo
i2Arabic
i2Style
i2Image
i2PDF
iLatex2Rtf
Sci2ools
14
click to vote
DATE
2000
IEEE
favorite
Email
discuss
report
61
views
Hardware
»
more
DATE 2000
»
Efficient Power Co-Estimation Techniques for System-on-Chip Design
13 years 11 months ago
Download
esdat.ucsd.edu
Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luc
Real-time Traffic
DATE 2000
|
Hardware
|
claim paper
Related Content
»
Advanced Design Issues for OASIS NetworkonChip Architecture
»
Discrete Particle Swarm Optimization for Multiobjective Design Space Exploration
»
Automatic synthesis of the HardwareSoftware Interface
»
Leveraging applicationlevel requirements in the design of a NoC for a 4G SoC a case study
»
SystemLevel PointtoPoint Communication Synthesis using Floorplanning Information
»
NetworkonChip design and synthesis outlook
»
Design of an efficient power delivery network in an soc to enable dynamic power management
»
Power Analysis and Optimization Techniques for Energy Efficient Computer Systems
»
Efficient incremental analysis of onchip power grid via sparse approximation
more »
Post Info
More Details (n/a)
Added
30 Jul 2010
Updated
30 Jul 2010
Type
Conference
Year
2000
Where
DATE
Authors
Marcello Lajolo, Anand Raghunathan, Sujit Dey, Luciano Lavagno
Comments
(0)
Researcher Info
Hardware Study Group
Computer Vision