Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

20

TODAES
2002

favoriteEmaildiscussreport

89views more TODAES 2002»

Cluster-aware iterative improvement techniques for partitioning large VLSI circuits

13 years 10 months ago

Cluster-aware iterative improvement techniques for partitioning large VLSI circuits

Download eref.uqu.edu.sa

Shantanu Dutt, Wenyong Deng

Real-time Traffic

TODAES 2002 |

claim paper

Related Content

» An Efficient Iterative Improvement Technique for VLSI Circuit Partitioning Using Hybrid Bu...

» A ProbabilityBased Approach to VLSI Circuit Partitioning

» Multilevel Circuit Partitioning

» Architectural strategies for lowpower VLSI turbo decoders

» Bounded Model Debugging

» Partitioningbased approach to fast onchip decap budgeting and minimization

» Highperformance costeffective heterogeneous 3D FPGA architectures

Post Info
More Details (n/a)

Added	23 Dec 2010
Updated	23 Dec 2010
Type	Journal
Year	2002
Where	TODAES
Authors	Shantanu Dutt, Wenyong Deng

Comments (0)