Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

DAC
1999
ACM

favoriteEmaildiscussreport

107views Computer Architecture» more DAC 1999»

Maximizing Performance by Retiming and Clock Skew Scheduling

14 years 11 months ago

Maximizing Performance by Retiming and Clock Skew Scheduling

Download www.ece.rochester.edu

Xun Liu, Marios C. Papaefthymiou, Eby G. Friedman

Real-time Traffic

DAC 1999 | Design Automation |

claim paper

Related Content

» Minimizing Sensitivity to Delay Variations in HighPerformance Synchronous Circuits

» Retiming and clock scheduling for digital circuit optimization

» Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains

» Raceconditionaware clock skew scheduling

» Multilevel clustering for clock skew optimization

» Integrated placement and skew optimization for rotary clocking

» Physical placement driven by sequential timing analysis

» Optimal Clock Skew Scheduling Tolerant to Process Variations

» Multidomain clock skew schedulingaware register placement to optimize clock distribution n...

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	1999
Where	DAC
Authors	Xun Liu, Marios C. Papaefthymiou, Eby G. Friedman

Comments (0)