Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

104

DAC
2001
ACM

107views Computer Architecture» more DAC 2001»

A New Gate Delay Model for Simultaneous Switching and Its Applications

16 years 4 months ago

A New Gate Delay Model for Simultaneous Switching and Its Applications

Download poisson.usc.edu

Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer

Real-time Traffic

DAC 2001 | Design Automation | Gate Delay Model |

claim paper

Related Content

» Modeling multiple input switching of CMOS gates in DSM technology using HDMR

» Explicit gate delay model for timing evaluation

» Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables

» A delay model for logic synthesis of continuouslysized networks

» Crosstalk noise in FPGAs

» Test generation in VLSI circuits for crosstalk noise

» Heavy traffic analysis of polling models by mean value analysis

» Distributed Connectivity Control of Mobile Networks

» Flowdriven Interactions for Adaptive Pervasive Applications

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2001
Where	DAC
Authors	Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer

Comments (0)