Dual-threshold pass-transistor logic design

This paper introduces pass-transistor logic design with dualthreshold voltages. A set of single-rail, fully restored, passtransistor gates are presented. Logic transistors are implemented with low threshold voltages and signal restoration transistors with high threshold voltages. Simulation is used to characterize the leakage power consumption, switching energy, and propagation delay of the proposed gates. A method to reduce circuit power by selectively replacing CMOS gates with the proposed gates is discussed and applied to the ISCAS’85 benchmark circuits. Relative to circuits composed entirely of conventional CMOS gates, use of the proposed SDPL gates achieves up to 49% reduction in leakage power and up to 63% reduction in total power consumption. Categories and Subject Descriptors B.6.1 [Logic Design]: Design Styles—Combinational Logic; B.6.3 [Logic Design]: Design Aids—Optimization General Terms Design

• Type: Conference
• Year: 2009
• Where: GLVLSI
• Authors: Lara D. Oliver, Krishnendu Chakrabarty, Hisham Z. Massoud
• Keywords: CMOS Gates, GLVLSI 2009, Logic Design, Threshold Voltages, VLSI