Accelerated test pattern generation by cone-oriented circuit partitioning

In this paper an efficient cone oriented circuit partitioning method is presented, which significantly speeds up automatic test pattern generation for combinational circuits. The advantages gained by the proposed partitioning method are based on the increase in the number of dominators in the circuit graph. In contrast to conventional ATPG working on the unpartitioned circuit test generation is less time consuming now and redundancies can often be identified without any backtracks. Experimental results illustrate the superiority of the cone oriented partitioning approach. Independent of the underlying ATPG algorithm the cone oriented partitioning results on average in a performance increase by more than a factor of 2.

• Type: Conference
• Year: 1990
• Where: EURODAC
• Authors: Torsten Grüning, Udo Mahlstedt, Wilfried Daehn, Cengiz Özcan
• Keywords: Automatic Test Pattern Generation, Circuit Partitioning Method, EURODAC 1990, Partitioning Method, VHDL