Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

29

ICCAD
2001
IEEE

favoriteEmaildiscussreport

109views Hardware» more ICCAD 2001»

Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

14 years 9 months ago

Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

Download www.cs.york.ac.uk

José Luis Rosselló, Jaume Segura

Real-time Traffic

Hardware | ICCAD 2001 |

claim paper

Post Info
More Details (n/a)

Added	17 Mar 2010
Updated	17 Mar 2010
Type	Conference
Year	2001
Where	ICCAD
Authors	José Luis Rosselló, Jaume Segura

Comments (0)