Statistical timing analysis of flip-flops considering codependent setup and hold times

Statistical static timing analysis (SSTA) plays a key role in determining performance of the VLSI circuits implemented in state-of-the-art CMOS technology. A pre-requisite for employing SSTA is the characterization of the setup and hold times of the latches and flip-flops in the cell library. This paper presents a methodology to exploit the statistical codependence of the setup and hold times. The approach comprises of three steps. In the first step, probability mass function (pmf) of codependent setup and hold time (CSHT) contours are approximated with piecewise linear curves by considering the probability density functions of sources of variability. In the second step, pmf of the required setup and hold times for each flip-flop in the design are computed. Finally, these pmf values are used to compute the probability of individual flip-flops in the design passing the timing constraints and to report the overall pass probability of the flip-flops in the design as a histogram. We appli...

• Type: Conference
• Year: 2008
• Where: GLVLSI
• Authors: Safar Hatami, Hamed Abrishami, Massoud Pedram
• Keywords: Flip-flops, GLVLSI 2008, Hold Time, Statistical Static Timing Analysis, VLSI