On testing delay faults in macro-based combinational circuits

We consider the problem of testing for delay faults in macrobased circuits. Macro-based circuits are obtained as a result of technology mapping. Gate-level fault models cannot be used for such circuits, since the implementation of a macro may not have an accurate gate-level counterpart, or the macro implementation may not be known. Two delay fault models are proposed for macro-based circuits. The first model is analogous to the gatelevel gross delay fault model. The second model is analogous to the gate-level path delay fault model. We provide fault simulation procedures, and present experimental results.

• Type: Conference
• Year: 1994
• Where: ICCAD
• Authors: Irith Pomeranz, Sudhakar M. Reddy
• Keywords: Delay Fault, Delay Fault Model, Hardware, ICCAD 1994, Macro-based Circuits