Sciweavers

34 search results - page 5 / 7
» A Comparison of Dynamic Branch Predictors that Use Two Level...
Sort
View
DATE
2003
IEEE
137views Hardware» more  DATE 2003»
14 years 1 months ago
Dynamic Conditional Branch Balancing during the High-Level Synthesis of Control-Intensive Designs
We present two novel strategies to increase the scope for application of speculative code motions: (1) Adding scheduling steps dynamically during scheduling to conditional branche...
Sumit Gupta, Nikil D. Dutt, Rajesh K. Gupta, Alexa...
ISCA
2000
IEEE
111views Hardware» more  ISCA 2000»
14 years 2 days ago
Understanding the backward slices of performance degrading instructions
For many applications, branch mispredictions and cache misses limit a processor’s performance to a level well below its peak instruction throughput. A small fraction of static i...
Craig B. Zilles, Gurindar S. Sohi
GECCO
2008
Springer
179views Optimization» more  GECCO 2008»
13 years 8 months ago
Developing neural structure of two agents that play checkers using cartesian genetic programming
A developmental model of neural network is presented and evaluated in the game of Checkers. The network is developed using cartesian genetic programs (CGP) as genotypes. Two agent...
Gul Muhammad Khan, Julian Francis Miller, David M....
BMCBI
2007
126views more  BMCBI 2007»
13 years 7 months ago
Reconstruction of cell population dynamics using CFSE
Background: Quantifying cell division and death is central to many studies in the biological sciences. The fluorescent dye CFSE allows the tracking of cell division in vitro and i...
Andrew Yates, Cliburn Chan, Jessica Strid, Simon M...
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
13 years 12 months ago
Access Region Locality for High-Bandwidth Processor Memory System Design
This paper studies an interesting yet less explored behavior of memory access instructions, called access region locality. Unlike the traditional temporal and spatial data localit...
Sangyeun Cho, Pen-Chung Yew, Gyungho Lee