Sciweavers

168 search results - page 11 / 34
» A Parameterized Architecture Model in High Level Synthesis f...
Sort
View
ICAC
2007
IEEE
14 years 1 months ago
SLA Decomposition: Translating Service Level Objectives to System Level Thresholds
In today’s complex and highly dynamic computing environments, systems/services have to be constantly adjusted to meet Service Level Agreements (SLAs) and to improve resource uti...
Yuan Chen, Subu Iyer, Xue Liu, Dejan S. Milojicic,...
MM
1995
ACM
173views Multimedia» more  MM 1995»
13 years 11 months ago
An Application Level Video Gateway
The current model for multicast transmission of video over the Internet assumes that a fixed average bandwidth is uniformly present throughout the network. Consequently, sources ...
Elan Amir, Steven McCanne, Hui Zhang
DATE
2004
IEEE
105views Hardware» more  DATE 2004»
13 years 11 months ago
Time-Energy Design Space Exploration for Multi-Layer Memory Architectures
This paper presents an exploration algorithm which examines execution time and energy consumption of a given application, while considering a parameterized memory architecture. Th...
Radoslaw Szymanek, Francky Catthoor, Krzysztof Kuc...
ASPDAC
2009
ACM
139views Hardware» more  ASPDAC 2009»
14 years 2 months ago
Hardware-dependent software synthesis for many-core embedded systems
Abstract— This paper presents synthesis of Hardware Dependent Software (HdS) for multicore and many-core designs using Embedded System Environment (ESE). ESE is a tool set, devel...
Samar Abdi, Gunar Schirner, Ines Viskic, Hansu Cho...
FPL
2003
Springer
95views Hardware» more  FPL 2003»
14 years 25 days ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra