Sciweavers

1234 search results - page 41 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
ICCAD
2003
IEEE
188views Hardware» more  ICCAD 2003»
14 years 4 months ago
Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization
Abstract: In this paper, we present an interprocessor communication-aware task scheduling algorithm applicable to a multiprocessor system executing an application with dependent ta...
Girish Varatkar, Radu Marculescu
EMSOFT
2010
Springer
13 years 5 months ago
Load-based schedulability analysis of certifiable mixed-criticality systems
Many safety-critical embedded systems are subject to certification requirements. However, only a subset of the functionality of the system may be safety-critical and hence subject...
Haohan Li, Sanjoy K. Baruah
DCC
2007
IEEE
14 years 7 months ago
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces
Instruction and data address traces are widely used by computer designers for quantitative evaluations of new architectures and workload characterization, as well as by software de...
Milena Milenkovic, Aleksandar Milenkovic, Martin B...
CODES
2009
IEEE
14 years 2 months ago
A variation-tolerant scheduler for better than worst-case behavioral synthesis
– There has been a recent shift in design paradigms, with many turning towards yield-driven approaches to synthesize and design systems. A major cause of this shift is the contin...
Jason Cong, Albert Liu, Bin Liu
DATE
2006
IEEE
101views Hardware» more  DATE 2006»
14 years 1 months ago
Cooptimization of interface hardware and software for I/O controllers
The allocation of device variables on I/O registers affects the code size and performance of an I/O device driver. This work seeks the allocation with the minimal software or hard...
Kuan Jen Lin, Shih Hao Huang, Shan Chien Fang