Sciweavers

819 search results - page 85 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
ECBS
2005
IEEE
126views Hardware» more  ECBS 2005»
14 years 1 months ago
Toward Introducing Notification Technology into Distributed Project Teams
Software development can be thought of as the evolution act requirements into a concrete software system. The evolution, achieved through a successive series of elaborations and r...
Jamie L. Smith, Shawn A. Bohner, D. Scott McCricka...
DATE
2008
IEEE
143views Hardware» more  DATE 2008»
14 years 2 months ago
Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation
Comparator-based switched capacitor (CBSC) circuits present an alternative approach to designing sampled data systems based on the principle of detecting a virtual ground conditio...
Massoud Momeni, Petru Bogdan Bacinschi, Manfred Gl...
FPGA
2003
ACM
117views FPGA» more  FPGA 2003»
14 years 1 months ago
Reducing pin and area overhead in fault-tolerant FPGA-based designs
This paper proposes a new high-level technique for designing fault tolerant systems in SRAM-based FPGAs, without modifications in the FPGA architecture. Traditionally, TMR has bee...
Fernanda Lima, Luigi Carro, Ricardo Augusto da Luz...
ICASSP
2011
IEEE
12 years 11 months ago
Beamforming design for multi-user two-way relaying with MIMO amplify and forward relays
Relays represent a promising approach to extend the cell coverage, combat the strong shadowing effects as well as guarantee the QoS in dense networks. Among the numerous existing ...
Jianshu Zhang, Florian Roemer, Martin Haardt
ICCD
2007
IEEE
105views Hardware» more  ICCD 2007»
14 years 2 months ago
Circuit-level mismatch modelling and yield optimization for CMOS analog circuits
A methodology for constructing circuit-level mismatch models and performing yield optimization is presented for CMOS analog circuits. The methodology combines statistical techniqu...
Mingjing Chen, Alex Orailoglu