Sciweavers

1008 search results - page 149 / 202
» A cis-regulatory logic simulator
Sort
View
FUZZIEEE
2007
IEEE
14 years 5 months ago
An On-Line Fuzzy Predictor from Real-Time Data
The algorithm of on-line predictor from input-output data pairs will be proposed. In this paper, it proposed an approach to generate fuzzy rules of predictor from real-time input-o...
Chih-Ching Hsiao, Shun-Feng Su
ISCAS
2007
IEEE
173views Hardware» more  ISCAS 2007»
14 years 5 months ago
Critical Charge Characterization for Soft Error Rate Modeling in 90nm SRAM
— Due to continuous technology scaling, the reduction of nodal capacitances and the lowering of power supply voltages result in an ever decreasing minimal charge capable of upset...
Riaz Naseer, Younes Boulghassoul, Jeff Draper, San...
DATE
2006
IEEE
88views Hardware» more  DATE 2006»
14 years 5 months ago
Timing-reasoning-based delay fault diagnosis
In this paper, we propose a timing-reasoning algorithm to improve the resolution of delay fault diagnosis. In contrast to previous approaches which identify candidates by utilizin...
Kai Yang, Kwang-Ting Cheng
DAC
2006
ACM
14 years 5 months ago
Use of C/C++ models for architecture exploration and verification of DSPs
Architectural decisions for DSP modules are often analyzed using high level C models. Such high-level explorations allow early examination of the algorithms and the architectural ...
David Brier, Raj S. Mitra
AADEBUG
2005
Springer
14 years 4 months ago
An integrated debugging environment for reprogrammble hardware systems
Reprogrammable hardware systems are traditionally very difficult to debug due to their high level of parallelism. In our solution to this problem, features are inserted into the u...
Kevin Camera, Hayden Kwok-Hay So, Robert W. Broder...