Sciweavers

1013 search results - page 150 / 203
» A hardware implementation of realloc function
Sort
View
FCCM
2008
IEEE
212views VLSI» more  FCCM 2008»
15 years 8 months ago
Map-reduce as a Programming Model for Custom Computing Machines
The map-reduce model requires users to express their problem in terms of a map function that processes single records in a stream, and a reduce function that merges all mapped out...
Jackson H. C. Yeung, C. C. Tsang, Kuen Hung Tsoi, ...
VIS
2008
IEEE
154views Visualization» more  VIS 2008»
16 years 3 months ago
Volume MLS Ray Casting
The method of Moving Least Squares (MLS) is a popular framework for reconstructing continuous functions from scattered data due to its rich mathematical properties and well-underst...
Christian Ledergerber, Gaël Guennebaud, Miriah ...
HPCA
2006
IEEE
16 years 2 months ago
Probabilistic counter updates for predictor hysteresis and stratification
Hardware counters are a fundamental building block of modern high-performance processors. This paper explores two applications of probabilistic counter updates, in which the outpu...
Nicholas Riley, Craig B. Zilles
EUROSYS
2008
ACM
15 years 11 months ago
Task activity vectors: a new metric for temperature-aware scheduling
Non-uniform utilization of functional units in combination with hardware mechanisms such as clock gating leads to different power consumptions in different parts of a processor ch...
Andreas Merkel, Frank Bellosa
112
Voted
SACRYPT
2007
Springer
15 years 8 months ago
The Security of the Extended Codebook (XCB) Mode of Operation
Abstract. The XCB mode of operation was outlined in 2004 as a contribution to the IEEE Security in Storage effort, but no security analysis was provided. In this paper, we provide...
David A. McGrew, Scott R. Fluhrer