Sciweavers

3431 search results - page 27 / 687
» A new instructional operating system
Sort
View
DAC
2003
ACM
14 years 10 months ago
Embedded intelligent SRAM
Many embedded systems use a simple pipelined RISC processor for computation and an on-chip SRAM for data storage. We present an enhancement called Intelligent SRAM (ISRAM) that co...
Prabhat Jain, G. Edward Suh, Srinivas Devadas
ISSS
1998
IEEE
120views Hardware» more  ISSS 1998»
14 years 1 months ago
Application of Instruction Analysis/Synthesis Tools to x86's Functional Unit Allocation
Designing a cost effective superscalar architecture for x86 compatible microprocessors is a challenging task in terms of both technical difficulty and commercial value. One of the...
Ing-Jer Huang, Ping-Huei Xie
MICRO
2003
IEEE
95views Hardware» more  MICRO 2003»
14 years 2 months ago
Processor Acceleration Through Automated Instruction Set Customization
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded appl...
Nathan Clark, Hongtao Zhong, Scott A. Mahlke
DATE
2005
IEEE
121views Hardware» more  DATE 2005»
14 years 2 months ago
C Compiler Retargeting Based on Instruction Semantics Models
Efficient architecture exploration and design of application specific instruction-set processors (ASIPs) requires retargetable software development tools, in particular C compil...
Jianjiang Ceng, Manuel Hohenauer, Rainer Leupers, ...
ICML
1995
IEEE
14 years 9 months ago
Learning by Observation and Practice: An Incremental Approach for Planning Operator Acquisition
This paper describes an approach to automatically learn planning operators by observing expert solution traces and to further refine the operators through practice in a learning-b...
Xuemei Wang