Sciweavers

134 search results - page 11 / 27
» A performance optimization method by gate sizing using stati...
Sort
View
ASPDAC
2007
ACM
121views Hardware» more  ASPDAC 2007»
13 years 11 months ago
Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks
Power supply noise increases the circuit delay, which may lead to performance failure of a design. Decoupling capacitance (decap) addition is effective in reducing the power suppl...
Sanjay Pant, David Blaauw
CVPR
2005
IEEE
14 years 9 months ago
Robust and Efficient Foreground Analysis for Real-Time Video Surveillance
We present a new method to robustly and efficiently analyze foreground when we detect background for a fixed camera view by using mixture of Gaussians models and multiple cues. Th...
Ying-li Tian, Max Lu, Arun Hampapur
ISQED
2007
IEEE
152views Hardware» more  ISQED 2007»
14 years 1 months ago
Variation Aware Timing Based Placement Using Fuzzy Programming
In nanometer regime, the effects of variations are having an increasing impact on the delay and power characteristics of devices as well as the yield of the circuit. Statistical t...
Venkataraman Mahalingam, N. Ranganathan
TITB
2008
117views more  TITB 2008»
13 years 7 months ago
Image-Based Gating of Intravascular Ultrasound Pullback Sequences
Intravascularultrasound (IVUS) sequences recorded in vivo are subject to a wide array of motion artifacts as the majority of these studies are performed within the coronary arterie...
Sean M. O'Malley, J. F. Granada, Stephane G. Carli...
FPGA
2007
ACM
142views FPGA» more  FPGA 2007»
14 years 1 months ago
Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis
Variations in the semiconductor fabrication process results in variability in parameters between transistors on the same die, a problem exacerbated by lithographic scaling. The re...
N. Pete Sedcole, Peter Y. K. Cheung